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ABSTRACT
This work introduces a novel refresh mechanism that leverages
reuse information to decide which blocks should be refreshed in an
energy-aware eDRAM last-level cache. Experimental results show
that, compared to a conventional eDRAM cache, the energy-aware
approach achieves refresh energy savings up to 71%, while the re-
duction on the overall dynamic energy is by 65% with negligible
performance losses.
Categories and Subject Descriptors
B.3.2 [Design Styles]: Cache memories
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1. PROPOSED APPROACH
Refresh operations in on-chip eDRAM caches incur in a signifi-
cant fraction of the total dynamic energy consumed by these mem-
ories. Prior works have addressed this energy overhead by reducing
the impact of inter-cell variability on refresh energy [3].
Unlike these proposals, this work pursues to minimize the num-
ber of refresh operations by applying selective refresh in anenergy-
aware eDRAM last-level (L2) cache. The proposal aims to avoid
refreshinguseless lines in order to save energy and prevent perfor-
mance losses. The devised refresh policy exploits reuse informa-
tion to decide whether a cache block should be refreshed. To this
end, the proposal works on the MRU-Tour (MRUT) concept [2],
which is referred to as the number of times that a block enters in
the MRU position of the LRU stack. Based on the observation that
most blocks in L2 caches exhibit a single MRUT at the time they
are evicted, the refresh mechanism does not periodically refresh the
target block if it has only one MRUT.
To save energy, the proposed energy-aware cache only accesses
in a first stage the tag array and a predicted cache bank in the data
array. If the requested block is not stored in the predicted bank,
then the target bank is accessed in a second stage. This mechanism
always predicts the same physical bank, and MRU blocks are stored
in that bank by performing data movements between ways similar
to as done in [1]. Each bank implements two cache ways.
2. EXPERIMENTAL RESULTS
The proposed cache has been modeled with SimpleScalar and
CACTI to obtain performance and energy consumption, respec-
tively, for SPEC benchmarks.
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Figure 1: Dynamic energy consumption (in mJ).
Figure 1 plots the dynamic energy of a 2MB-16way L2 cache
organization classified intoAccess, Refresh, andMiss and write-
back energy. The latter covers the expenses of accessing to a 2GB
DRAM main memory. The energy consumption of the data move-
ments between ways has been taken into account in theAccess cat-
egory. LabelConv refers to a conventional eDRAM cache that
accesses in parallel all the tags and all the banks and uses a con-
ventional refresh policy.Alw andSel refer to the conventional and
selective policies, respectively, both applied in the energy-aware
scheme.
Compared toConv, bothAccess andRefresh energy are largely
reduced by the energy-aware scheme mainly because it accesses
first just the MRU bank. As observed,Sel reduces the refresh con-
sumption with respect toAlw, and it compensates the increase in
theMiss and writeback energy caused by requests to non-refreshed
blocks. Overall, the refresh savings ofSel are on average by 71%
with respect toConv. This percentage is by 65% when the whole
energy is considered. These benefits come with minimal perfor-
mance degradation (by 1.3% on average) with respect toConv.
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